<div dir="ltr"><div class="gmail_quote"><div dir="ltr">Hi,<br><br>I am going to release a disassembly framework named Capstone, which has some unique features:<br><br>- Support all important hardware architectures: X86 (16/32/64bit) + ARM (including Thumb & Thumb2) + ARM-64 (aka ARMv8) + Mips.<br>
<br>- Simple lightweight intuitive architecture-neutral API that works in the same way across all archs.<br><br>- Implemented in pure C language, with native lightweight bindings for Python, Ruby, OCaml, C#, Java & GO vailable.<br>
<br>- Provide details on disassembled instruction (called "decomposer" by others).<br><br>- Offer some semantics of the disassembled instruction, such as list of all implicit registers read/written, or if the instruction belongs to a group of instructions (like ARM Neon, or Intel SSE4.2 group).<br>
<br>- Native support for Windows, Mac OSX & Linux.<br><br>- BSD license.<br><br><br>So if you can help to beta-test Capstone before it is public (soon), please contact me via this email or via website at:<br><br> <a href="http://www.capstone-engine.org" target="_blank">http://www.capstone-engine.org</a><br>
<br><br>Thanks,<br>Quynh<br><br></div>
</div><br></div>